Marco Ottavi
Associate Professor
University of Rome “Tor Vergata”
Department of Electronic Engineering
Tel (+39) 06 7259 7344
FAX (+39) 06 233222594
e-mail: ottavi AT ing.uniroma2.it
Marco Ottavi on ResearchGate
Marco Ottavi on Linkedin
Marco Ottavi is currently an Associate Professor at the University of Rome Tor Vergata, with National Scientific Qualification for Full Professor in Electronic Engineering. Before he was a Research Professor with the same University as the recipient of a “rientro dei cervelli” fellowship awarded by the Italian Ministry of University and Research. He previously worked as a Senior Design Engineer at AMD and held post doc positions with Sandia National Laboratories and with the Department of Electrical and Computer Engineering of Northeastern University in Boston. He received the Ph.D. in Microelectronics and Telecommunications Engineering from University of Rome “Tor Vergata” and the Laurea degree in Electronic Engineering from University of Rome “La Sapienza”. His research interests include yield and reliability modeling, fault-tolerant architectures, on-line testing and design of nano scale circuits and systems. From December 2011 to November 2015 he has been the Chair of COST Action IC1103 “Manufacturable and Dependable Multicore Architectures at Nanoscale” (MEDIAN). He is a Senior Member of the IEEE.
RESEARCH INTERESTS
- Reliability Modeling and Enhancement
- Radiation Hardness Assurance
- Fault-Tolerant Design Techniques
- VLSI Design and Design for Testability
- Emerging Computing Paradigms in Nanotechnology
- Reconfigurable Devices and Computing
- Computer Architecture
- Manufacturing Yield Characterization
AFFILIATIONS AND PROFESSIONAL ACTIVITIES
2020- present Member of the Technical Program Committee of track T3 - “Dependability and System-Level Test” of DATE (Design Automation & Test in Europe)
2020- present Associate Editor of IEEE Transactions on Nanotechnology
2020- present Associate Editor of IEEE Nanotechnology Magazine
2020 Member of final evaluation committee of a PhD dissertation Thesis for the Department of Civil Engineering and Computer Engineering (DICII) Rome Tor Vergata
2019-2020 General co-chair of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanoelectronic Systems (DFT19 DFT20)
2018- present Member of Program Committee of “The IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems” (DDECS)
2018 Member of final evaluation committee of a PhD dissertation Thesis for the Laboratoire d’Informatique, de Robotique et de Microelectronique de Montpellier (LIRMM) France
2018 Member of final evaluation committee of a PhD dissertation Thesis for the “Scuola Interpolitecnica di Dottorato”- Politecnico di Torino
2018 Program co-chair of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT18)
2018 Guest Editor of IEEE Transactions on Emerging Topics in Computing “Special Issue on Design of Reversible Computing Systems”
2017 Keynote talk: “The Role of Reliability for Sustainability” INternational CongRess on Engineering and Sustainability in the XXI cEntury – INCREaSE 2017,
2017 Member of final evaluation committee and reviewer of a PhD dissertation Thesis for the “Scuola Interpolitecnica di Dottorato”- Politecnico di Torino
2017 Guest Editor of IEEE Transactions on Emerging Topics in Computing “Special Issue on Advanced Command, Control and On-Board Data Processing for Space Avionic Systems”
2016- present Member of Program Committee of “International Conference on Design & Technology of Integrated Systems in Nanoscale Era” (DTIS)
2016- 2019 Associate Editor of IEEE Transactions on Emerging Topics in Computing
2016 Member of two PhD evaluation committees “Elettronica 1” and “Elettronica 2” for the final exams of “Dottorato di Ricerca in Ingegneria Elettronica e delle Comunicazioni” (XXVIII Ciclo). Politecnico di Torino
2015 Guest Editor of IEEE Transactions on Computers & Transactions on Emerging Topics in Computing “Joint Special Section on Innovation in Reconfigurable Computing Fabrics: from Devices to Architectures”
2015 Guest Editor of IEEE Transactions on Emerging Topics in Computing “Special Issue on Design & Technology of Integrated Systems in Deep Submicron Era”
2015 Member of Program Committee of Emerging Technologies and Circuit Synthesis (ETCS) at Euromicro DSD/SEAA 2015
(2015) Track chair of “International Conference on Design & Technology of Integrated Systems in Nanoscale Era” (DTIS 2015)
(2014) General co-chair of the “Joint MEDIAN–TRUDEVICE Open Forum”
(2014) General co-chair of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT14)
(2013) Co-organizer of the “First International School on Manufacturable and Dependable Multicore Architectures at nanoscale” Rome September 2013
(2013) Program co-chair of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT13)
(2012) Guest Editor of IEEE Transactions on Nanotechnology, Special Section “Defect & Fault Tolerance in VLSI and Nanotechnology Systems”
(2012) Co-organizer of the HiPEAC Computing Systems Week Special Session “The intertwining challenges of reliability, testing and verification”
(2012 – Present) Member of the Technical Program Committee of track D6 “Emerging Technologies, Systems and Applications” of DATE (Design Automation & Test in Europe) 2013
(2012) Member of Program Committee of IEEE/ACM Symposium On Nanoscale Architectures Nanoarch'12
(2012)Member of Technical Program Committee of the IEEE International On-Line Testing Symposium (IOLTS 2012)
(2012 – Present) Served as grant proposals reviewer for the following organizations:
- Israel Science Foundation,
- European Union COST Office
- Engineering and Physical Sciences Research Council (EPSRC) - United Kingdom
(2011 – Present) Chair of the COST Action IC1103 “Manufacturable and Dependable Architectures at Nanoscale”
(2011 –2013) Member of the Editorial Board of ISRN Electronics
(2010 – Present) Senior Member of the IEEE
(2012) Member of Technical program Committee of the 4th Workshop on Design for Reliability (DFR 2012)
(2011 – Present) Member of Technical program Committee of the IEEE International On-Line Testing Symposium
(2010) Publicity chair of the 6th IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH ‘10)
(2006 –2009) Publicity chair of the 21st, 22nd, 23rd, and 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'06 DFT’07 DFT’08 DFT’09)
(2009) Member of program Committee of GLSVLSI 2009
(2008-2009) Member of program Committee of the IEEE North Atlantic Test Workshop
(2008) Chair of the session “Dependability Analysis and Evaluation” at the 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'08)
(2007) Chair of the session “Emerging technologies” at the 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07)
(2007) Member of program Committee of IEEE/ACM Symposium On Nanoscale Architectures Nanoarch'07
(2006 –Present) Member of the Program Committee of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
(2006) Chair of the session “Fault Tolerant Designs” at the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'06)
(2004 –2006) Member of Test and Reliability Group, Northeastern University
(2003 – Present) Served as reviewer for the following journals and peer reviewed conferences:
- Nature Communications
- Scientific Reports
- IEEE Transactions on Emerging Topics in Computing,
- IEEE Design and Test Magazine,
- IEEE Transactions on VLSI Systems,
- IEEE Transactions on Computers,
- IEEE Transactions on Reliability,
- IEEE Transactions on Nanotechnology,
- IEEE Systems Journal,
- ACM Journal on Emerging Technologies in Computing Systems
- Springer Applied Nanosciences
- Design and Automation Conference (DAC)
- International Test Conference (ITC)
- IEEE International Symposium on Defect and Fault Tolerance
- IEEE International On-Line Testing Symposium
- IEEE North Atlantic Test Workshop
(2003 -2010) Member of The IEEE (Institute of Electrical and Electronics Engineers)
(2001 – 2011) Member of Gruppo Elettronica – GE (The Italian Group of Electronics)
(2000 – 2004) Member of Microelectronics Lab Research Group, University of Rome “Tor Vergata”
(2000 –Present) Attended and given presentations at several IEEE Sponsored Meetings.
AWARDS and HONORS
(2020) IEEE DFTS Best paper award D. Cappellone, S. D. Mascio, G. Furano, A. Menicucci, and M. Ottavi, “On-board satellite telemetry forecasting with rnn on risc-v based multicore processor,” to appear in 2020 IEEE InternationalSymposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), IEEE,2020
(2019) IEEE DFTS “Outstanding Student paper award L. Gnoli, G. Carnicelli, A. Parisi, L. Urbinati, B. Kabashi F. Michieletti, S. Ignacio P. Ibarra, M. Vacca, M. Graziano, J. Mathew, M. Ottavi” Fault Tolerant Photovoltaic Array: A Repair Circuit Based on Memristor Sensing
(2019) IEEE DTIS Best Paper Award V. Gupta, G. Lucarelli, S. Castro, T. Brown and M. Ottavi, “Perovskite based Low Power Synaptic Memristor Device for Neuromorphic application,”
(2010) Elevated to Senior Member of IEEE
(2009) Recipient of a “rientro dei cervelli” (reverse brain drain) fellowship awarded by the Italian Ministry of University and Research
(2008) Included in “Who’s who in America”
(2007) Approved for an “Outstanding Researcher” or EB1 visa by the United States National Visa Center.
(2006) Nomination for IEEE Test Technology Technical Council (TTTC) Service Awards
PUBLICATIONS
A partial list of my publications which includes some bibliographic metrics can be found here
TEACHING
Affidabilità di Componenti e Sistemi VLSI
Fondamenti di Elettronica: Elettronica Digitale
Available Theses - Argomenti per Tesi di Laurea Magistrale (page in Italian).